Raw Data: W4ATX-1

W4ATX-1>S5QR4T,WIDE1-1,WIDE2-1,qAR,N4LMC-3:`q`l >/`Driving_" W4ATX-1>S5QR4U,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q`l >/`Driving_" W4ATX-1>S5QR0T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`qaPl >/`Driving_" W4ATX-1>S5QP2W,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q&Tl >/`Driving_" W4ATX-1>S5PY5X,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q'Zl >/`Driving_" W4ATX-1>S5PX6W,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q)Sl >/`Driving_" W4ATX-1>S5PX2P,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q*6l >/`Driving_" W4ATX-1>S5PW8V,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q*_l >/`Driving_" W4ATX-1>S5PW4U,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q*Fl >/`Driving_" W4ATX-1>S5PV6P,WIDE1-1,WIDE2-1,qAR,N4LMC-3:`q)gl >/`Driving_" W4ATX-1>S5PT7R,WIDE1-1,WIDE2-1,qAR,AK4ZX-10:`q(+l >/`Driving_" W4ATX-1>S5PS2S,WIDE1-1,WIDE2-1,qAR,AK4ZX-10:`q'Hl >/`Driving_" W4ATX-1>S5PQ9Q,WIDE1-1,WIDE2-1,qAR,AK4ZX-10:`q'l >/`Driving_" W4ATX-1>S5PR0P,WIDE1-1,WIDE2-1,qAR,AK4ZX-10:`q&pl >/`Driving_" W4ATX-1>S5PR1P,WIDE1-1,WIDE2-1,qAR,AK4ZX-10:`q&ul >/`Driving_" W4ATX-1>S5PR6W,WIDE1-1,WIDE2-1,qAR,AK4ZX-10:`q'2l >/`Driving_" W4ATX-1>S5PT3T,WIDE1-1,WIDE2-1,qAR,KA4J-3:`q'ql >/`Driving_" W4ATX-1>S5PU4Y,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q)6l >/`Driving_" W4ATX-1>S5PV9Q,WIDE1-1,WIDE2-1,qAR,N4LMC-3:`q)sl >/`Driving_" W4ATX-1>S5PW7U,WIDE1-1,WIDE2-1,qAR,N4LMC-3:`q(hl >/`Driving_" W4ATX-1>S5PX7V,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q(El >/`Driving_" W4ATX-1>S5PY2T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q'{l >/`Driving_" W4ATX-1>S5QP0X,WIDE1-1,WIDE2-1,qAR,KO4GVX-3:`q'l >/`Driving_" W4ATX-1>S5QP9X,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q&+l >/`Driving_" W4ATX-1>S5QQ9T,WIDE1-1,WIDE2-1,qAR,N4LMC-3:`qaUl >/`Driving_" W4ATX-1>S5QQ9T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`qaUl >/`Driving_" W4ATX-1>S5QQ9T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`qaUl >/`Driving_" W4ATX-1>S5QQ9T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`qaUl >/`Driving_" W4ATX-1>S5QQ9S,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`qaUl >/`Driving_" W4ATX-1>S5QR2T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q`rl >/`Driving_" W4ATX-1>S5QR4T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q_~l >/`Driving_" W4ATX-1>S5QR4T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q`l >/`Driving_" W4ATX-1>S5QR4T,WIDE1-1,WIDE2-1,qAR,KA4J-3:`q`l >/`Driving_" W4ATX-1>S5QR4T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q`l >/`Driving_" W4ATX-1>S5QR2W,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q`Jl >/`Driving_" W4ATX-1>S5QQ8V,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`qall >/`Driving_" W4ATX-1>S5QP6T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q&7l >/`Driving_" W4ATX-1>S5QP1X,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q&pl >/`Driving_" W4ATX-1>S5PY2U,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q'{l >/`Driving_" W4ATX-1>S5PY1P,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q)%l >/`Driving_" W4ATX-1>S5PX4X,WIDE1-1,WIDE2-1,qAR,N4LMC-3:`q)sl >/`Driving_" W4ATX-1>S5PX1T,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q*@l >/`Driving_" W4ATX-1>S5PW7U,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q+l >/`Driving_" W4ATX-1>S5PX1W,WIDE1-1,WIDE2-1,qAR,KA4J-3:`q+?l >/`Driving_" W4ATX-1>S5PX6X,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q)Pl >/`Driving_" W4ATX-1>S5PX9V,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q(Fl >/`Driving_" W4ATX-1>S5PY4Y,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q'bl >/`Driving_" W4ATX-1>S5QP3R,WIDE1-1,WIDE2-1,qAR,KA4EMA-3:`q&Fl >/`Driving_"